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Abstract
The thesis project is a software simulation of the dataflow machine prototyped at the University of
Manchester. It uses a dynamic token matching scheme based on the U-interpreter, and supports I-
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1. Introduction
This section is an introduction to data flow computers. Data flow and control flow computers
are compared. A review of data flow computer projects is given.
There are two general approaches to making faster computer systems. The first approach is to
use technology to make existing computer architectures faster. The second approach is to design
new, faster architectures.
The prevalent existing architecture was developed by von Neuman and others over thirty
years ago, it solved many engineering and programming problems that existed at that time. In its
simplest form the von Neuman computer consists of three parts: a CPU (central processing unit), a
memory unit, and a
"tube"
that transmits data between the two units. This tube has been called
the "von Neuman
bottleneck"
by John Backus [Backus 1978].
The von Neuman bottleneck is both physical and conceptual. It is physical in that all changes
to the memory unit can only be made by passing data one word at a time through the connecting
tube. The bottleneck is conceptual in that most conventional programming languages have evolved
to be high level versions of the von Neuman computer. This inhibits the natural expression of a
given problem, instead a problem is expressed in terms of the underlying machine architecture.
The goal of many computer architects is to reduce the von Neuman bottleneck. The most
common approach is to develop machines with several von Neuman processors, thus providing
several connecting tubes, increasing the amount of data that can be passed between the CPU and
memory at one time.
Other architects are eliminating the von Neuman bottleneck altogether. They are doing so by
designing machines based upon models of computation that are altogether different from that of the
von Neuman machine.
1.1. Data Flow vs. Control Flow
One novel architecture under study is that of the Data Flow machine. The data flow machine
architecture is based upon the data flow model of computation. The data flow model is not a new
idea, however, technology has only recently made it possible to consider computer architectures
based upon this model.
The difference between the von Neuman, or "control
flow"
model and the data flow
model, lies in what controls the process of computation within the individual models: [Miklosko,
Kotov 1984]
Control Flow (CF) - it is the sequence of instructions.
Data Flow (DF) - it is the availability of data.
A CF model program is stored in memory as a serial sequence of instructions. Each instruc
tion is fetched from memory and then executed in the processor (the von Neuman bottleneck). No
instruction can execute until all previous instructions have executed. Thus, the process of computa
tion is controlled by the sequence of instructions in the program. This is the main obstacle in
exploiting the natural parallelism of algorithms.
In the DF computer, computation is controlled by the flow of data in the program. An
instruction can execute only when all its operands are available. Whether an instruction precedes
another depends upon the algorithm and not upon the location of the instructions in memory.
Using this method of computation, it is possible to execute as many instructions in parallel as the
given computer can simultaneously handle.
Refer to figure 1 for an illustration of the difference between CF and DF computation.
1.2. Previous Work
The originators of research on data driven computing can not be precisely defined. In 1968,
Jack Dennis defined graphs to express algorithms by showing data dependencies only; Tesler and
Enea published a report on single assignment programming languages. (Single assignment languages
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embody the syntactic and semantic features for data flow programming). Single assignment was
developed by Klinkhamer and Chamberlin in 1971, and data flow graphs were developed at MIT by
Misunas, Rumbaugh and Kosinski. Figure 2 shows some of the data flow research carried out since
1968 [Evans 1982]. Following is a survey of some current data flow projects.
1.2.1. Dennis Machine at MIT
Development is taking place at MIT by Dennis and Misunas. Project goals stated by Dennis,
Second Data Flow Workshop [Misunas 1979]:
1. Develop user level programming language.
2. Build an engineering model.
3. Address translation, optimization, and code generation.
4. Develop specifications for full-scale machine.
Current project status [Hwang and Briggs 1984]:
1. Prototype hardware is under construction.
2. Compiler is being written for VAL programming language.
3. Fault tolerance studies are being made.
Figure 3 describes the Dennis machine architecture.
1.2.2. Arvind Machine at MIT
Development was begun at the University of California, Irvine and is continuing at MIT. It is
being directed by Arvind and Gostelow. Project goals stated by Gostelow, Second Data Flow
Workshop [Misunas 1979]:
1. Design general-purpose computer composed of many small
processors.
2. Remove bottlenecks from the architecture.
3. Develop prototype based on ID programming language.
4. Investigate fault tolerance.
Current project status [Hwang, Briggs 1984]:
1. ID programming language has been developed.
2. The machine has not yet been built.
3. Extensive simulation studies on projected performance














































































Figure 3. MIT Dennis Machine
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- data traveling to the input arc of an instruction.
- acknowledge signal indicating that data has been
removed from an instruction's output arc.
- enabled instruction and operands ready to be
processed.
- instruction cells which hold instructions and
their operands.
-
processing units that perform functional
operations on data tokens.
- delivers operation packets from memory section
to processing section.
- delivers control tokens from processing section
to memory section.
- delivers data tokens from processing section to
memory section.
have been done.
Figure 4 describes the Arvind machine architecture.
1.2.J. Manchester Machine
Development is taking place at Manchester, England. It is being directed by Gurd, Watson,
and Kirkham. Project goals stated by Watson, Second Data Flow Workshop [Misunas 1979]:
1. Major motivation is the exploitation of parallelism
to develop high speed machine.
2. Secondary motivation is realization of cost effective
and reliable design.
Current project status [Gurd, Kirkham, Watson 1985]:
1. A data flow machine has been constructed large enough
to tackle realistic applications.
2. A small range of benchmark programs has been written
and executed.
3. Preliminary evaluation results are as follows:
a. a wide variety of programs contain sufficient
parallelism to exhibit speedup.
b. a useful indicator of program parallelism has
been established.
c. a weakness in the present pipeline implementation
has been identified and fixed.
d. the need for a separate structure storage has been
indicated.
4. Future studies:
a. build and evaluate a multi-ring architecture.
b. investigate programs that cause match-unit
overflow.
c. study low-level code optimization.
d. study data flow implementation using VLSI
technology.
e. improve machine to exceed performance of
VAX 11/780 mini-computer.
Figure 5 describes the Manchester machine architecture.
1.2.4. Utah DDM1 Machine
Development was begun at Burroughs. It is currently based at Utah University. Davis is
directing the project. Project goals stated by Davis, Second Data Flow Workshop [Misunas 1979]:
Figure 4. MIT Arvind Machine
























The Arvind machine does not follow the static execution rule as does the
Dennis Machine (see figure 3). It instead allows several tokens to be present on the input and
output arcs that lead into and out of an instruction. In this way several instantiations of the
same instruction (provided there are no data constraints) can execute concurrently. The
architecture of the Arvind machine is said to be dynamic.
Input Section
Accepts tokens from either the communication system or the output section of its same
PE.
Waiting-Matching Section
Input tokens whose destination activity requires two operands are sent to this section
and are buffered until they can be matched. When matched, the token set is then sent to
the instruction-fetch section.
Instruction-Fetch Section
Combines an instruction's opcode with its operands, and sends the resulting operation
packet to the service section.
Service Section
Processes the operation packet; sends the resulting data token to the output section.
I-Structure Memory
Stores l-structure tokens. I-Structures are an array-like data structure
[Arvind,Thomas1980].
Output Section
Delivers tokens to either the communication system or the input section of its same PE.
Figure 5. Manchester Machine




































- loads programs and data from host; permits
results to be output for external inspection.
- smooths out uneven rates of generation and
consumption of tokens in the ring.
- pairs together tokens destined for the same
activity.
- contains machine code of dataflow program.
- processes the executable packets.
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1. Develop a recursive machine architecture.
a. performance gain is made as machine is
physically extended.
b. no need for electronic tuning as hardware
modules are added.
2. Develop a high-level data-driven graphical language
[Davis, Lowder 1981].
Current project status [Treleaven, Brownbridge ,Hopkins 1982]:
1. DDM1 became operational in 1976 (first in the USA).
The DDM1 communicates with a DEC 20/40.
The DEC system is used for compilation,
input, output, and performance measurement.
2. The language is currently a statement
description of a directed graph.
An interactive graphical programming
language is under development.
Figure 6 describes the DDM1 machine architecture.
1.2.5. Toulouse LAU Machine
Development is taking place in Toulouse, France by Plas, Comte, Syre, Hifdi. Project goals
stated by Comte, Second Data Flow Workshop [Misunas 1979]:
1. Project was inspired by Tesler and Enea paper on
single assignment.
2. Design a single assignment high level language:
a. that is easy to use by non-specialists.
b. that naturally exploits parallelism in algorithms.
c. that is readable and debuggable.
3. Develop a machine architecture to suit the single
assignment language.
Current project status [Treleaven, Brownbridge ,Hopkins 1982]:
1. The first of 32 processors became operational in 1979.
2. The remaining processors have been constructed since.
Figure 7 describes the Toulouse LAU machine architecture.
Figure 6. Utah DDM Machine

























ASU - stores the program fragment.
AP - executes the instruction.
AQ - stores messages (program fragments, data tokens) for the
local ASU.
IQ - stores messages from the superior CE.
CQ - stores messages to the superior CE.
Switch - connects local CE with up to 8 inferior CEs.
Work in the form of a program fragment is allocated to a computing element by its superior
via the IQ. If the fragment contains subprograms and the CE has sons, then it will decompose
the fragment and allocate the subprograms to its inferior elements. Otherwise the fragment
is stored in the local ASU.
When a data token arrives in the IQ it is either passed to the appropriate CE, or if the program
fragment is local, the token is inserted into the instruction and executed immediately in the
local AP. The result tokens are then distributed. If the result token is destined for a superior
element it is placed in the OQ, for an inferior element it is placed in the switch, or if the
receiving instruction is in the
local ASU, the token is placed in the AQ.
Figure 7. Toulouse Machine































stores instructions and data.
- maintains the control memory (CO C1 C2).
- consists of 32 identical processing elements.
- pool of work for the memory unit.
The LAU programming language is based on single assignment rules, but the computer's
program organization is based on control flow concepts. In the computer, data is passed via
sharable memory cells that are accessed through addresses embedded in instructions.
Separate control signals are used to enable instructions. However, as in data flow, the flow
of control is tied to the flow of data.
Each instruction has three control bits that denote its state. C1 and C2 define whether the
two input operands are present. CO provides environment control (for example, instructions
within loops). Cd is associated with each data operand and indicates if the operand is
available.
Two processors scan the control memory: the update processor sets the CO C1 C2 bits, and
the instruction fetch processor associatively searches for 1 1 1 patterns. When an enabled
instruction is found, its address is sent to the memory unit, and the control bits are reset to
01 1 . The memory unit places the instruction
on the instruction bus where it is accessed by an
idle processing element. Once
in a processing element, the instruction is decoded and the input
adresses are sent to the memory unit to access the data operands. When the inputs return,
the operation is performed, and the result is sent to the memory unit. The CO C1 C2 bits of
affected instructions are set, and the Cd bit is set.
IS
1.2.6. EDDY Machine
In Japan, development of the EDDY (Experimental system for Data-Driven Processor arraY)
is taking place.
Current project status [Hwang, Briggs 1984]:
1. Prototype has been built.
2. Compiler for the VALID programming language has been
developed.
3. Statistical data has been collected:
a. operation rates of function units.
b. average queue lengths.
4. This data will be used to build custom hardware for the
machine.
Figure 8 describes the EDDY machine architecture.
1.2.7. Other Projects
As of 1985 the only operational Data Flow machines are DDM at Utah, EDDY in Japan, the
Manchester machine in the U.K., and the French LAU machine.
Some other projects of interest are the Texas Instruments Distributed Data Processor
[Treleaven, Brownbridge, Hopkins 1982]. It was built using off-the-shelf technology and uses a cross
compiler to translate FORTRAN 66 into directed graph representation. The Newcastle data-control
flow computer integrates data flow and control flow computation [Treleaven, Brownbridge, Hopkins
1982]. Sigmapl in Japan [Shimada, Hiraki, Nishida 1984] will be built with 256 processing elements
and has as its goal to build a high performance machine with a speed of 100 MFLOPS.
Figure 8. EDDY Machine
[Hwang,Briggs 1984]
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Broadcast Control loads or unloads programs and data to
or from all PEs, in column or row, at the
same time.
Instruction Memory Section fetches an operand token's instruction and
sends both the fetched instruction and the
operand data to the Operand Memory
Section.
Operand Memory Section for two-operand operations the memory is
searched associatively for its partner. If
found, the packet is sent to the Operation
Unit Section, otherwise it is stored.
Operation Unit Section executes the operation packet and sends
result tokens to the Communication Unit
Section.
Communication Unit Section sends tokens to the local PE or other PEs,
also receives tokens from other PEs.
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2. Project Description
This section describes the data flow computer being simulated. Program representation, data
representation, structrure representation, machine organization, and the instruction set are detailed
in this section.
This thesis project is an outgrowth of a previous thesis that was submitted to the Rochester
Institute of Technology. The previous thesis, "Simulation of a Dataflow Computer", by Carol M.
Torsone, suggests ways to improve its implementation.
Euclid was used to implement the original simulator, thus limiting the use and testing of the
simulator to integers. Torsone concluded that many "real
life"
applications, which would have been
interesting due to their high degree of concurrency, could not be programmed because of this limita
tion. To rectify this, Modula-2 is used to implement the new simulator, it supports both integers
and reals, and provides coroutines for concurrent programming.
The original simulator only allowed for single-valued variables to be used as data tokens,
which again limited the applications of the simulator. The new simulator supports, in addition to
scalar variables, I-structures [Arvind, Thomas 1980], which are array-like data structures.
The new simulator follows more closely the U-interpreter algorithm [Arvind, Gostelow 1982]
for tagging data tokens, thus allowing nested loops to be programmed.
Programs to be run on the original simulator had to be written using the simulator's machine
language. The new simulator comes equipped with an assembler, and is programmed using an
assembly language which is a statement representation of the dataflow graph.
Other differences between the two simulators include the machine instruction format, the han
dling of constants, and the handling of input and output.
Both projects simulate a dynamic dataflow machine based upon the machine organization
under development at the University of Manchester [Gurd, Kirkham, Watson 1985]. The machine
instruction set, of both simulators, is taken largely from [Dennis 1975].
16
2.1. Functional Specification
The simulator is based upon the Manchester machine architecture [Gurd, Kirkham, Watson
1985], uses the token tagging scheme of the U-interpreter [Arvind, Gostelow 1982], has an assembly
language based on [Dennis 1975], and supports the I-structure data structure [Arvind, Thomas
1980].
2.1.1. Program Representation
Dataflow compilers translate high-level programs into directed graphs. Vertices in the graph
correspond to machine instructions, and edges correspond to the data dependencies which exist
between the instructions.
The implication is that instructions which depend on other instructions should be sequenced
accordingly, but where no dependencies exist, the instructions can be executed in parallel. A graphi
cal translation is shown in figure 9, it was compiled from the following high-level program, which
integrates a function f from a to b over n intervals of size h by the trapezoid rule:
s=(f(a)+f(b))/2
x = a + h
for i = 1 to n - 1
s = s + f(x)
x = x + h
end for
s = s*h
In figure 9 the box marked f represents the subgraph of function f. Instructions D, Dl, L, and
LI are included to provide proper entry, iteration, and exit by manipulating context-identifying
information (discussed in the next section). The remainder of the operators are arithmetic, rela
tional, and conditional instructions.
















It is the processors 's task to propagate data values through the program graph, triggering
instructions when the operands are available. Data values are carried by logical entities called
tokens. A token contains not only a data value but also the address of its destination instruction.
Conceptually, tokens move about on the vertices of the graph. Instructions axe enabled when tokens
are present on all input edges. Program execution consists of an instruction absorbing its input
tokens, and producing an output token for the next instruction in the graph. A program terminates
when there are no enabled instructions left.
In a dynamic model, more than one token is allowed to be present on an arc; therefore, the
next-instruction label also contains dynamic, or context-sensitive information (called the tag).
These next-instruction labels or activity names [Arvind, Gostelow 1982] contain three parts:
u: The context field, which uniquely identifies the
context in which the instruction is invoked.
The context field is itself an activity name.
i: The initiation number, which identifies the loop
iteration in which this activity occurs. The field
is 1 outside a loop.
s: The instruction address.
Since instructions may have more than one input operand, an index value, called the port (p),
which specifies the operand number associated with this token, is also carried on each token. The
complete token looks like this:
<u i s data>p
2.1.8. Structure Representation
Data structure operations present a problem for dataflow machines. In functional languages
(the language of dataflow), a data structure is acted upon as a single entity; the entire data struc
ture moves through the program graph, and each structure operation results in the creation of a new
structure consisting of the
changed element and all unchanged elements. Parallelism is reduced
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because it is not possible to operate on more than one structure element at one time. [Arvind, Tho
mas 1980] propose the I-structure as a new array-like data structure, which can significantly reduce
structure overhead, and provide for highly parallel structure creation and operation. I-structure
operations are based on the premise that, in many circumstances, full generality of data structure
operations is not needed; hence significant gains should be possible by substituting restricted data
structure operations.
An I-structure is an asynchronous structure with a constraint on its construction. I-structure
producers can only append a value once to a particular selector of an I-structure, no other value can
ever be appended to that selector in that particular I-structure. The definition of I-structure pro
ducers permits individual appends to be done out of order, thus allowing concurrent construction of
an I-structure. Because I-structures are asynchronous, values can be selected from an I-structure
before the I-structure is complete. The read-before-write problem is handled by deferring all read
requests of an empty cell until after the first write operation.
2.1.4. Machine Organiiation
The organization is based on the Manchester machine architecture. (See figure 10).
2.1.5. Instruction Set
The instruction set is taken largely from [Dennis 1975] in which he defines a data flow program
as a bipartite directed graph where the two types of nodes are called links and actors. He regards
the arcs of a data flow program as channels through which tokens flow carrying values from each
actor to other actors by way of the links. The instruction set proposed here differs from [Dennis
1975], in that data is permitted to travel directly from one actor to another actor. Links are used
only to replicate tokens with multiple
destinations. The thesis instruction set also includes actors
necessary for implementing the U-Interpreter [Arvind, Gostelow 1982], and for implementing I-
structures [Arvind, Thomas 1980].























Assembles program and loads machine instructions into the instruction store.
Sends input tokens to matching unit.
Sends output tokens to output device.
Matching Unit
Forms token set based on activity name.
Sends token set to instruction unit
Instruction Unit
Forms operation packet from machine instruction opcode and token set.
Sends operation packet to processing unit.
Processing Unit
Sends incoming operation packet to an available processor.
Executes operation packet.
Sends result token to the matching unit.









OPERATOR ACTOR: applies its function to its two input tokens (one, input token for
unary functions) and sends the result to its output destination.
T* *T"
f negation, sqrt. abs. -<-, -, /,
DECIDER ACTOR: applies its predicate to its input tokens and sends the resulting
control token (true or false) to its output destination.
T* *T'
H p <, >, o, , < , >
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BOOLEAN ACTOR: applies its boolean function to its input tokens and sends the
resulting control token (true or false) to its output destination.
*t* *t*
b - and, or, not
-T-
T-GATE CONTROL ACTOR: passes its input token to its output destination if it receives
the value true at its control operand; the data operand is discarded if false is received.
-tru -false
F-GATE CONTROL ACTOR: passes its input token to its output destination if false is
received, discards its input if true is received.
SWITCH CONTROL ACTOR: allows a control value to determine which of two output
destinations its input should be passed to. A true control value will cause the input
data to be routed to the T-destination; a false value will cause the data to be routed to
the F-destination.
T F T F T F
*T'
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LOOP ACTORS (L, LI, D, Dl): manipulate context-sensitive information in the token tag,
making it possible to concurrently execute several iterations of a loop.
The L actor adds new contexts to the token tag when loops are entered; LI removes
contexts added by L when loops are exited.







| x | -> | 1 s |
x = data
1 = iteration
s = sending address
Add new context to tag
| x | -> | 1 c | -> | 1 s | c = code block
Increment initiation value
1 : | x | -> | 2 c | -> | 1 8 |
n : | x | -> | n+1 c | -> | 1 s |
Reset initiation value
I x | -> | 1 c | -> | 1 s |
Remove context added by L
| x | -> | 1 s |
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APPLY ACTORS (A, PBEG, PEND, Al): operate on context-sensitive information in the
token tag, making it possible to concurrently execute several instantiations of a
procedure.
The A instruction adds a new context to the token tag each time a procedure is invoked,
sends its input tokens (procedure arguments) to the PBEG instruction, and sends the Al
instruction address (return address) to the PBEG instruction.
The PBEG instruction is always the first instruction of a procedure, it collects the
procedure arguments and distributes them to the statements of the procedure, and
sends the Al address (return address) to the PEND instruction.
The PEND instruction is always the last instrruction of a procedure, it collects the
procedure result tokens and sends them to the Al instruction.
The Al instruction removes the context added by A and distributes the tokens to the
statements of the calling procedure.








I-STRUCTURE ACTORS (IREAD, IWRITE): manipulate I-structures.
xO i
The IREAD operation retrieves the





The IWRITE operation appends the
value v to I-structure xO at




This section discusses the simulator implementation. It describes the inputs, outputs, data
structures, and algorithms of the processes that constitute the system. It ends with a discussion of
the monitors and process synchronization used to simulate parallel execution.
The simulator was written in ModuLv2. ModuLv2 was chosen because it supports real
numbers and provides coroutines as a vehicle for simulating concurrent execution.
The simulator will support a maximum of five hundred instructions per program, twenty argu
ments per subroutine call, and one hundred i-structures of fifty cells apiece. Any of these limits may
be changed by modifying the DataFlowDecls.def file and recompiling the simulator. The current
limits were chosen to achieve reasonable run-time performance.
The simulator operates only on numerical data (with the exception of output labels). Data
may be entered as either integer or real; the simulator converts all values to real numbers. Control
values are represented by a 1 for true and a 0 for false.
The simulator consists of five functionally different processes (see figure 11). Build token set
simulates the match unit, build operation packet simulates the instruction unit, execute operation
packet simulates the processor, and the remaining processes simulate the 10 unit.
The simulator begins by executing the assemble instruction process to convert the dataflow
assembler program into the simulator's machine code. The read data process reads the input file
and produces input tokens. The config file (see figure 12) is read to determine the number of proces
sors that are to be activated for this invocation; a separate execute operation packet coroutine is
started for each active processor. Build token set and build operation packet are started as corou
tines to simulate the match unit and instruction unit, respectively.
Execution begins when the read data process produces input tokens. Execution of the simula
tor precedes as the token, token set, and operation packet queues are produced and consumed. Exe
cution halts when all queues have been fully consumed.
















Figure 12. The config file
20 2000000 2000000 2000000
20 is the number of processors to be activated.
2000000 is the working set size of the match unit coroutine.
2000000 is the working set size of the instruction unit coroutine.
2000000 is the working set size of the processor coroutines.
The config file may be edited prior to running the simulator to establish the number of
processors that are to be activated during the simulation.
3.1. Assemble Instruction Process
The assemble instruction process reads the file containing the dataflow
assembler commands, assembles the commands into the simulator machine code, and
stores the machine code in the instruction store data structure. The assemble
instruction process also stores each instruction's enable and constant counts in the
token store.
The simulator instruction format is as follows:
OP EC DC CC 20{PORT}20 20{DEST}20
OP EC DC CC LABEL 20{PORT} 20{DEST}20
(OUTPUT and DEBUG instructions)
OP Instruction opcode.
EC Instruction enable count.
This is the number of operands needed to execute the instruction.
DC Instruction destination count.
CC Instruction constant count.
LABEL Character string that labels
output data.
29
PORT Slots in the instruction where incoming
operands are stored. These slots include
a constant presence bit. The CONST assembler
directive stores the constant value in the
port, sets the constant presence bit, and
increments the constant count by one.
There are twenty slots per instruction.
DEST Destination address and port.
These are the instruction addresses and ports
where the result tokens (produced by executing
the instruction) are to be delivered.
There are twenty of these per instruction.
The assemble instruction process begins by loading the command table. The commandTable
file contains the syntactical information needed to assemble the simulator's dataflow programs. The
table has for each assembler instruction, the instruction's mneumonic, opcode, enable count, and
destination count (see figure 13).
The instruction store is an array of five hundred instruction store records (see figure 14) . An
instruction's address is its index value into the array. The zero instruction address has a special
meaning for the assembler; it is reserved for specifying a null destination address.
3.2. Read Data Process
The read data process reads the input file, builds an input token from each record in the file,
and sends the input tokens to the token queue. This is the process which puts the simulator in
motion.
The input file record consists of a data value and a destination (recall that a destination con
sists of an instruction address and a port number). The input file is further discussed in the Project
Application section.
3.2.1. Token Implementation
Tokens consist of a data value (data values are not distinguished from control values), an
activity name count, and an activity
name (tag), which contains the token's destination and context
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Figure 13. The commandTable file
# 100 0 0
A 1 0 1
































SWITCH 29 2 2
TGATE 30 2 1
TRACE 102 0 0
Column 1 contains the instruction mneumonic.
Column 2 contains the instruction opcode.
Column 3 contains the instruction enable count.
Column 4 contains the instruction destination count.
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Figure 14. Instruction Store Data Structure
1 OP EC DC CC L Px . P20D1- D20
500 OP EC DC CC L Px . P20D1 D20
OP instruction opcode.
EC instruction enable count (number of operands needed to execute
instruction).
DC instruction destination count.
CC instruction constant count.
L character string that labels output data.
P slots for receiving instruction operands.
D destination address and port where the instructions's result
tokens are to be sent.
information (see figure 15).
3.3. Build Token Set Process
The build token set process forms tokens into sets which are destined for the
same instruction and have the same context. A token set is complete when all the
tokens needed to enable an instruction are gathered together. Completed token sets are
sent to the token set queue.
Tokens which by themselves enable an instruction, and tokens which when
combined with an instructions's constants enable an instruction, are made into a token
set of one and queued.
The token matching algorithm searches the
token store (see figure 16) for any
token sets whose destination is that of the token. If a matching set is found then the
token activity name is compared.
If the names match, the token's data is inserted into
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Figure 15. Token Data Structure
Activity Name (Tag) LIFO queue
Destination Context
data na > i s > i s/c > i s/c
data data value or control value.
na number of activity names in the tag.
i initiation number (loop iteration counter).
s instruction address and port.
c loop code block number.
s/c indicates that in some instances the address is part of the activity name, while
other times it is the code block number. When loops are entered it is the loop code
block number that is needed to match tokens. When subprograms are invoked it is the
invoking instruction's address (the A instruction) that is needed to match tokens.
na is used to improve the simulator's run-time execution speed. It speeds up the token
matching algorithm by allowing it to immediately discard tokens whose activity name
counts are unequal; this eliminates needless traversing of activity name queues when
matching token activity names.
the appropriate token set port, and the token set count is incremented. If the
instruction enable count equals the token set count then the set is queued and deleted
from the token store.
If a token is the first in its set to arrive, a token set record is created and
inserted into the token store at the end of the queue for that token's destination
address. The token data is inserted into the appropriate port, the token set activity
name becomes the token's activity name, and the token set count is set to one.
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In the event where a token is destined for an instruction that is already
occupied, the simulator will issue an error message and abort execution.
Figure 16. Token Store Data Structure
1 max instruction










>| i s | / / > | i s/c | Token Set Activity Name
tc
na
-> P-P Token Set Ports
I











number of tokens int the token set.
port containing token set values; a bit is set to indicate data present.
number of activity names in the tag.
loop iteration counter.
instruction address and port.
loop code block number.
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3.4. Build Operation Packet Process
The build operation packet process combines token sets with their destination
instruction's opcode, enable count, destination count, output label (if there is one), and
constant values (if there are any). The completed packet is sent to the operation packet
queue where it waits to be executed by the next available processor.
3.5. Execute Operation Packet Process
The execute operation packet invokes the appropriate procedure to perform the
operation specified by the operation packet's opcode. The data resulting from the
operation, and the operation packet's destination and context are formed into a result
token and sent to the token queue.
The simulator instruction set is completely defined in the Project Description
section (see section 2.1.5). Each instruction is implemented as a separate procedure.
The instruction set can be easily extended by
Figure 17. Operation Packet Data Structure
| op ec dc 1 p..p d..d na | > | i s | / / > | i s/c |
op instruction opcode.
ec instruction enable count.
dc instruction destination count.
1 output label.
p port containing operand value; a bit is set to indicate data present.
d destination address and port of result token.
na number of activity names in the tag.
i loop iteration counter.
s instruction address and port.
c loop code block number.
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writing the instruction procedure and linking it with the rest of the simulator modules. Placing the
instruction's command syntax into the commandTable file (see figure 13) will incorporate the
instruction into the simulator's assembler language.
3.5.1. I-Structure Implementation
The i-structure store (figure 19) is an array of one-hundred by fifty i-structure cells. The i-
structure is implemented as an asynchronous (allows reads to occur before writes) data structure
that provides most of the general functionality of data structures. It is constrained by allowing only
Figure 18. Instruction Set Summary
Arithmetic Functions:
SORT, NEG, ABS, ADD, SUB, MUL, DIV
Relational Functions:




IREAD, IWRITE, IFREE (reclaims an i-structure cell)
Loop Functions:
L, LI, D, Dl
Subprogram Functions:
A, Al, PBEG, PEND
Branch Functions:






one write to a particular cell. The simulator relaxes this constraint by providing the
IFREE instruction to reinitialize an i-structure cell, allowing it to be written to again.
In addition the i-structure write (the simulator's IWRITE instruction) has been
enhanced to send a true signal when the write is complete; this provides a mechanism to
create a data dependency between a cell write and a cell reinitialization.
The IREAD instruction sends a copy of an i-structure cell's data value to a
destination instruction. If the cell's presence , bit is set a token is created with a copy
of the cell's data value and sent to the token queue. If no data is present then the read
request is placed into that cell's deferred read FIFO (first-in/first-out) queue, where it
will await a write operation to that cell.
The rWRITE instruction stores a data value at a particular i-structure cell. If
the cell's presence bit is set then an error is issued and the simulator aborts. If the
cell is empty then the data value from the IWRITE instruction is stored in the cell and
the presence bit is set. Any deferred
Figure 19. I-structure Store Data Structure
i-structure cells
I d p | I d p | .. | d p |
I I I
V V V
I q I I q I I q I
V V V






read requests are satisfied by sending a copy of the cell's contents as a token to the read request's
destination instruction. When the write is complete a true control token is issued to the token
queue.
The IFREE instruction reinitializes an i-structure cell. The reinitialization consists of resetting
the cell's presence bit to zero, and setting the cell's deferred read queue pointer to null. The IFREE
instruction is designed so that it may directly precede an IWRITE instruction by allowing a pro
grammer to create an IWRITE data dependency on the IFREE instruction (an example of this can
be found in the Laplace transform sample program). In this manner a programmer can ensure that
a cell is reinitialized before it is reused.
3.6. Monitors and Process Synchronization
The multi-programming of the concurrently executing processes, the match unit, instruction
unit, and twenty processors, conforms to the standard suggested by Niklaus Wirth [Wirth 1985].
The Processes module linked to the simulator follows closely the standard algorithms for the Init,
Wait, Send, and StartProcess functions.
Init - initializes a signal
Wait - suspends execution until a signal is given
Send - sends a signal
StartProcess - defines and transfers control to a process
The simulation of concurrent execution is accomplished by launching parallel processes as
coroutines. A coroutine is a procedure that executes independently of other coroutines and pro
cedures in the program, and via synchronization signals allows for the direct transfer of control from
one coroutine to another. Coroutines, though viewed as executing in parallel, are in fact quasi-
concurrent processes in that they share a single physical processor. The terms coroutine and process
will be used interchangeably throughout the remainder of this section.
Shared variables, such as the token, token set,
and operation packet queues, present a problem
for coroutines. If two processes axe concurrently accessing and possibly changing a shared variable,
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the integrity of the variable's value could be lost. Modula-2 provides a monitor construct which is a
separate module that contains the shared variables and the procedures for operating upon them.
Because a monitor can only execute one procedure at a time, only one process can access the shared
variables at any instant. In this way a monitor protects against simultaneous updating of shared
variables. All queues in the simulator are implemented as producer/consumer monitors. These
monitors consist of FIFO (first-in first-out) queues, and the operators, send and receive, which act
upon the queue.
Process synchronization in the simulator occurs via signals. The StartProcess routine is used
to start coroutines, it inserts the coroutine into the coroutine ring (a circular queue), sets the ready
state flag to true, indicating the process is ready to execute, and transfers control to the process.
The Wait routine is used to suspend a process pending a particular condition, it places the process
in the particular signal's wait queue, sets the ready state flag to false, indicating the process is in the
blocked state, and transfers control to the first coroutine in the ring with its ready state flag set to
true. If no coroutines are in the ready state then execution is halted. The SEND is used to signal a
process that a particular condition has occurred. It removes a coroutine from the signal's wait
queue, sets the coroutine's ready state flag to true, and transfers control to the process. If the
signal's queue is empty, then the SEND function becomes in effect a null operation.
The simulator's process synchronization follows the algorithms outlined below.
Send to queue:
Insert object into queue.
Send arrival signal.
Receive from queue:
If queue is empty then
Wait for arrival signal
else
Remove object from queue




Receive object from queue.
Process object.




This section discusses the manner in which the simulator may be applied.
Topics covered include the data flow graph, the assembler language, the input file,
debugging, sample programs, running the simulator, and simulator errors.
The simulator may be applied as a tool for learning data flow programming. A
wide range of programs can be written in the simulator's assembler language and tested
using the simulator.
Because the simulator only simulates concurrency, its application is limited;
consequently some interesting statistics, such as average queue lengths, speed-up
versus number of processors, and speed-up versus degree of program parallelism, would
be meaningless.
4.1. Data Flow Graphs
Data flow programming begins with developing an algorithm in the usual
fashion, then deriving the algorithm's data flow graph. The data flow graph is a











In addition, recursive procedures, and




The data flow sequence construct (figure 20) is the result of data dependencies
among two or more functions.
Figure 20. Data Flow Graph Sequence Construct
x = y + z
v = u m
w = x/ v









The division is data dependent on both the addition and subtraction.
4.1.2. Decision Construct
The TGATE, FGATE, and SWITCH instructions are used for decision branching
in a data flow graph (see figure 21).
Figure 21 . Data Flow Graph Decision Construct
























The loop instructions (figure 22) place loop context information in the token
tag, which is used to match tokens according to loop code block number and loop
iteration count.
Figure 22. Data Flow Graph Repetition Construct
for i = 1 to n
f(i)
end for












Recursive subprograms are supported by the A, Al, PBEG, and PEND instructions (figure
23).
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Figure 23. Data Flow Graph Subprogram
mainline subprogram























The IREAD, IWRITE, and IFREE instructions read, write, and reinitialize i-structure cells
(figure 24).
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Figure 24. Data Flow Graph I-structure
for i - 1 to 5
icell(1,i) - icell(1,i) + 1
end for








The dataflow assembler language is a statement description of the dataflow graph. The assem
bler commands are summarized in figure 25; figure 26 summarizes the assembler syntax.
Figure 25. Assembler Command Summary
# comment; characters from # to end of line are skipped
a add subprogram context; invoke subprogram




const store instruction constants
d increment loop iteration counter
debug output token values at particular point in graph
dl reset loop iteration counter to 1
div division
eq equal
fgate propagate token if control signal is false
ge greater than or equal to
gt greater than
halt halt program
ifree reinitialize i-structure cell
iread read i-structure cell
iwrite write i-structure cell
1 add loop context
11 remove loop context













switch choose token path depending on control signal
tgate propagate token if control signal is true
trace trace simulator execution
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address range is from 1 to 500;
0 specifies a null address
destination instruction address and port
number of procedure arguments (maximum 20)
number of tokens (maximum 20)
optional field
from m to n of field
# comment text
a addr numarg al-addr pbeg-addr




























output addr numtoken [label]





switch addr true-dest false-dest
tgate addr dest
trace fl. .. fl8
where fn is 0 for off
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1 for on
fl trace instruction store
f2 trace token queue arrival
f3 trace token queue after arrival
f4 trace token queue departure
f5 trace token queue after departure
f6 trace token set queue arrival
f7 trace token set queue after arrival
f8 trace token set queue departure
f9 trace token set queue after departure
flO trace token store before arrival
fll trace token store arrival
fl2 trace token store after arrival
fl3 trace operation packet queue arrival
fl4 trace operation packet queue after arrival
fl5 trace operation packet queue departure
fl6 trace operation packet queue after departure
fl7 trace processor arrival
fl8 trace processor departure
Figure 27 shows a simple dataflow graph and its corresponding assembler program. The node
addresses are assigned arbitrarily, in this case from left to right, top to bottom.
Figure 27. Data Flow Graph and Assembler Program
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if x < 0 then y = x
- 1 else y = x + 1
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addr - address in the graph
dest - result token destination address and port
Find absolute value of port 1.
ADD addr dest
addr - address in the graph
dest - result token destination address and port
Add port 1 to port 2.
DIV addr dest
addr - address in the graph
dest - result token destination address and port
Divide port 1 by 2.
MUL addr dest
addr - address in the graph
dest - result token destination address and port
Multiply port 1 by port 2.
NEG addr dest
addr - address in the graph
dest - result token destination address and port
Multiply port 1 by -1.
SORT addr dest
addr - address in the graph
dest - result token destination address and port
Find square root of port 1.
SUB addr dest
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addr - address in the graph
dest - result token destination address and port
Subtract port 2 from port 1.
4.2.2. Predicate Instructions
EQ addr dest
addr - address in the graph
dest - result token destination address and port
Send true token if port 1 is equal to port 2;
false otherwise.
GE addr dest
addr - address in the graph
dest - result token destination address and port
Send true token if port 1 is greater than or equal to port 2;
false otherwise.
GT addr dest
addr - address in the graph
dest - result token destination address and port
Send true token if port 1 is greater than port 2;
false otherwise.
LE addr dest
addr - address in the graph
dest - result token destination address and port
Send true token if port 1 is less than or equal to port 2;
false otherwise.
LT addr dest
addr - address in the graph
dest - result token destination address and port




addr - address in the graph
dest - result token destination address and port




addr - address in the graph
dest - result token destination address and port
Send true token if port 1 and port 2 are true;
false otherwise.
NOT addr dest
addr - address in the graph
dest - result token destination address and port
Send true token if port 1 is false;
false otherwise.
OR addr dest
addr - address in the graph
dest - result token destination address and port




addr - address in the graph
dest - result token destination address and port





addr - address in the graph
dest - result token destination address and port;
Replicate port 1 token; send the token copies to dest 1
and 2.
SWITCH addr true-dest false-dest
addr - address in the graph
true-dest - result token destination address and port;
if true control signal is received
false-dest - result token destination address and port;
if false control signal is received
Send port 1 to true-dest if port 2 is true,
send port 1 to false-dest if port 2 is false.
TGATE addr dest
addr - address in the graph
dest - result token destination address and port
Send port 1 if port 2 is true; otherwise absorb port 1.
4.2.5. Loop Instructions
D addr dest
addr - address in the graph
dest - result token destination address and port
Increment port 1 initiation number.
Dl addr dest
addr - address in the graph
dest - result token destination address and port
Reset port 1 initiation number to 1.
L addr codeblock dest
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addr - address in the graph
codeblock - loop code block number
dest - result token destination address and port
Add codeblock to port 1 activity name.
LI addr dest
addr - address in the graph
dest - result token destination address and port
Remove codeblock from port 1 activity name.
4.2.6. Procedure Instructions
A addr numarg Al-addr PBEG-addr
addr - address in the graph
numarg
- number of procedure arguments
Al-addr - Al instruction address
PBEG-addr - procedure PBEG instruction address
Send arguments in ports 1 to numarg to PBEG-addr;
send Al-addr (return address) to PBEG-addr;
add addr to token activity names.
Al addr numarg numarg{dest}numarg
addr - address in the graph
numarg
- number of procedure arguments
dest - result token destination address and port
Send arguments in ports 1 to numarg to corresponding dest;
Remove A addr from token activity names.
PBEG addr numarg numarg{dest}numarg PEND-dest
addr - address in the graph
numarg
- number of procedure arguments
dest - result token destination address and port
PEND-dest - procedure PEND address and port
Distribute port tokens 1 to numarg to procedure instructions;
send Al-addr (return address) to PEND-dest.
PEND addr numarg
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addr - address in the graph
numarg
- number of procedure arguments




addr - address in the graph
dest - result token destination address and port
Reinitialize i-structure cell located by port 1 and port 2;
send port 1 to dest 1, port 2 to dest 2, and port 3 (icell
value) to dest 3.
IREAD addr dest
addr - address in the graph
dest - result token destination address and port
Send a copy of the value stored at the i-structure cell
located by port 1 and port 2 to dest.
IWRITE addr dest
addr - address in the graph
dest - result token destination address and port
Store the value in port 3 at the i-structure cell located by
port 1 and port 2.
4.2.8. Output Instructions
DEBUG addr numtoken numtoken{dest}numtoken [label]
addr - address in the graph
numtoken - number of tokens to be output
dest - result token destination address and port
label - character string prefix to output tokens
If a label exists output the label; output the tokens in
ports 1 to numtoken; send the tokens in ports 1 to numtoken
to the corresponding dest.
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OUTPUT addr numtoken [label]
addr - address in the graph
numtoken - number of tokens to be output
label - character string prefix to output tokens
If a label exists output the label; output the tokens in
ports 1 to numtoken.
4.2.9. Comment and Constant Instructions
# comment text
Characters from the # to the end of the line are ignored by
the assembler, and may be used for program comments.
CONST value dest
value - constant value
dest - instruction address and port where constant
value is to be stored
Stores value at dest.
4.3. Input File
The input file is used to put the simulator in motion. The input file must contain the data
required to enable one or more instructions in the program, such that the remaining program
instructions will be triggered leading to the program results.
The input file contains a data value and its instruction destination (address and port).
Figure 28. Data Flow Graph and Input File
60
if x < 0 then y = x
- 1 else y = x + 1
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The simulator provides two kinds of debugging tools. The DEBUG and OUTPUT instruc
tions are used for debugging assembler programs written by the application programmer. The
TRACE instruction is used by the simulator's maintainer to debug the simulator itself.
Debugging an application program is best approached by studying the program graph, and
choosing nodes where knowing the token values will provide clues to solving the problem. The
DEBUG or OUTPUT instruction can be inserted to display these token values. If the DEBUG
instruction is used then the tokens will be propagated to the next node in the program graph, the
OUTPUT instruction will absorb the tokens.
The TRACE instruction, though it may provide some insight into the application program, is
used to debug the simulator itself. The TRACE instruction has available eighteen options of which
any combination may be employed.
TRACE fl f2 f3 .. fl8
fn is enabled if set to 1
fn is disabled if set to 0
All trace results are written to the
"trace.lis"
file.
This file has a tendency toward being very large.
Whereas the DEBUG and OUTPUT instructions only display the
token data, the TRACE instruction also displays the token tag.
fl displays the machine code assembled from the
application program.
f2 displays all tokens that arrive at the token queue.
f3 displays the token queue after a token arrival.
f4 displays all tokens that depart from the token queue.
f5 displays the token queue after a token departure.
f6 displays all token sets that arrive at the token set
queue.
f7 displays the token set queue after a token set arrival.
f8 displays all token sets that depart from the token set
queue.
f9 displays the token set queue after a token set
departure.
flO displays the token store, prior to applying the
matching algorithm, when
a token arrives at the match
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unit.
fll displays the token that has arrived at the match unit.
fl2 displays the token store after the matching algorithm
has been applied to the token.
fl3 displays all operation packets that arrive at the
operation packet queue.
fl4 displays the operation packet queue after an operation
packet arrival.
fl5 displays all operation packets that depart from the
operation packet queue.
fl6 displays the operation packet queue after a departure.
fl7 displays all operation packets that arrive at the
processing unit.




4.5.1. Nested loop Example
mainline
for i = 1 to 3
output("i=",i)
for j = 1 to 3
output(*j="j)
















# Sample Program One
# Nested loop
# I loop code block
link 1 22 32
tgate 2 41
tgate 3 5 1
1 4 1 8 1
1 5 1 9 1
d 6 91
d 7 8 1
link 8 12 1 14 2
link 9 13 1 14 1
link 10 12 2 18 1
link 11 13 2 10 1
tgate 12 71
tgate 13 15 1
le 14 11 1
link 15 16 1 17 1
output 16 1 i=
add 17 6 1
# I to J loop connection
link 18 19 2
tgate 19 21 1
tgate 20 22 1
20 2
# J loop code block
1 21 2 25 1
1 22 2 26 1
d 23 26 1
d 24 25 1
link 25 29 1 312
link 26 30 1 31 1
link 27 29 2 35 1
link 28 27 1 30 2
tgate 29 24 1
tgate 30 32 1
le 31 28 1
link 32 33 1 34 1
output 33 1 j=
add 34 23 1
# J to K loop connection
link 35 36 2
tgate 36 38 1
tgate 37 39 1
37 2
# K loop code block
67
1 38 3 42 1
1 39 3 43 1
d 40 43 1
d 41 42 1
link 42 45 1 47 2
link 43 46 1 47 1
link 44 45 2 46 2
tgate 45 41 1
tgate 46 48 1
le 47 44 1
link 48 49 1 50 1
output 49 1 k=
add 50 40 1
# instruction constants
















































































# Sample Program Two
# Recursive factorial
# main program
a 1 1 2 4
al 2 1 3 1
output 3 1 factorial
# factorial subprogram (recursively calls itself)
pbeg 4 1 5 1 15 2
link 5 6 1 7 1
switch 6 11 1 8 1
eq 7 9 1
link 8 10 1 14 2
link 9 62 112
sub 10 12 1
tgate 11 15 1
a 12 1 13 4
al 13 1 14 1
mul 14 15 1
pend 15 1
jf= instruction constants
const 1 7 2







4.5.3. Fibbonaci Series Example
mainline
input (n)






if ((n = 1) or (n = 2)) then
return (1)
else








link 1 22 32
tgate 2 41
tgate 3 5 1
1 4 1 8 1
1 5 1 91
d 6 9 1
d 7 8 1
link 8 11 1 13 2
link 9 12 1 13 1
link 10 112 12 2
tgate 11 7 1
tgate 12 15 1
le 13 10 1
add 14 6 1
link 15 14 1 16 1









pbeg 19 1 20 1 30 2
link 20 21 1 31 1
fgate 21 23 1
link 23 25 1 35 1
link 24 212 26 2
sub 25 27 1
tgate 26 30 1
a 27 1 28 19
al 28 1 29 1
add 29 30 1
pend 30 1
link 31 32 1 33 1
eq 32 34 1
eq 33 34 2
or 34 24 1
sub 35 36 1
a 36 1 37 19
al 37 1 29 2
# instruction constants
const 1 3 1
const 1 14 2
const 1 25 2
const 1 26 1
const 1 32 2
const 2 33 2
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4.5.4. Trapeioid Rule Example
mainline
input(a,b,n)
h = (b - a) / n
s = (f(a) + f(b)) / 2
x = a + h
for i = 1 to n - 1
s = s + f(x)






















link 1 2 1 3 1
link 2 42 52
link 3 62 72
tgate 4 8 1
tgate 5 9 1
tgate 6 26 1
tgate 7 11 1
link 8 12 1 14 1
link 9 13 1 10 1
link 10 22 1 14 2
link 11 17 2 27 1
a 12 1 15 100
a 13 1 16 100
sub 14 17 1
al 15 1 18 1
al 16 1 18 2
div 17 19 1
add 18 21 1
link 19 22 2 20 1
link 20 25 1 52 2
div 21 23 1
add 22 24 1
23 ]L 38 1
24 ]L 39 1
25 1L 40 1
26 ]L 32 1
27 ]L 33 1
d 28 33 1
d 29 32 1
d 30 40 1
d 31 39 1
link 32 41 1 42 1
link 33 42 2 55 1
d 34 38 1
link 35 38 2 39 2
link 36 35 1 40 2
link 37 36 1 412
switch 38 50 1 49 1
switch 39 43 1 00
switch 40 44 1 00
switch 41 47 1 00
It 42 54 1
link 43 45 1 46 1
link 44 46 2 30 1
a 45 1L 48 100
add 46 31 1
add 47 29 1
al 48 1L 50 2
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dl 49 51 1
add 50 34 1
11 51 52 1
mul 52 53 1
output 53 1
link 54 37 1 55 2
tgate 55 28 1
# function
pbeg 100 1 101 1 103 2
link 101 102 1 102 2
mul 102 103 1
pend 103 1
# instruction constants
const 1 6 1
const 2 212











































# Sample Program Five
# I-structures
# load initial values into Istructure
link 1 22 32
tgate 2 4 1
tgate 3 5 1
1 4 1 8 1
1 5 1 9 1
d 6 9 1
d 7 8 1
link 8 14 2 12 1
link 9 14 1 13 1
link 10 12 2 16 2
link 11 10 1 13 2
tgate 12 71
tgate 13 15 1
le 14 11 1
add 15 6 1
switch 16 17 1 18 1
link 17 20 2 212
link 18 22 2 19 1
link 19 23 2 24 2
tgate 20 25 1
tgate 21 25 2
tgate 22 26 1
tgate 23 26 2
tgate 24 26 3
iread 25 27 1
iwrite 26 00 #bit bucket
output 27 1 v=
# instruction constants
const 1 3 1
const 1 15 2
const 1 16 1
const 1 20 1
const 1 21 1
const 1 22 1
const 1 23 1


















4.5.6. Laplace Transform Example
mainline
input (
icell(0,0) ,icell(0,1) ,icell(0,2) ,icell(0,3) ,
icell(l,0),iceU(l,l),icell(l,2),iceU(l,3),
















for j = 1 to n
icell(ij) = icell(ij) / 2 +
(icell(i-lj) + icell(i+lj) +





















































# Sample Program 6
if Laplace Transform
# Set up Istructure cell indices
iwr te 1 0 0 # null address
iwr tte 2 00
iwr ite 3 00









iwr ite 13 00
iwnite 14 00
iwr ite 15 00
iwrite 16 00
const 0 1 1
const 0 1 2
const 0 2 1
const 1 2 2
const 0 3 1
const 2 3 2
const 0 4 1
const 3 42
const 1 5 1
const 0 52
const 1 6 1
const 1 62
const 1 7 1
const 2 72
const 1 8 1
const 3 82
const 2 9 1
const 0 92
const 2 10 1
const 1 10 2
const 2 11 1
const 2 112
const 2 12 1
const 3 12 2
const 3 13 1
const 0 13 2
const 3 14 1
const 1 14 2
const 3 15 1
const 2 15 2
conSt 3 16 1
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const 3 16 2
# perform Laplace transform m times
# k loop 1 to m
link 43 44 2 45 2
tgate 44 46 1
tgate 45 47 1
1 46 3 50 1
1 47 3 51 1
d 48 51 1
d 49 50 1
link 50 55 1 57 2
link 51 56 1 57 1
link 53 55 2 56 2
tgate 55 49 1
tgate 56 58 1
le 57 77 1
add 58 48 1
# laplace matrix (1pm) transform subroutine
# i loopi 1 to n
link 59 60 2 612
tgate 60 62 1
tgate 61 63 1
1 62 4 66 1
1 63 4 67 1
d 64 67 1
d 65 66 1
link 66 69 1 712
link 67 70 1 71 1
link 68 69 2 70 2
tgate 69 65 1
tgate 70 72 1
le 71 80 1
link 72 73 3 75 1
a 73 3 76 301
add 74 64 1
tgate 75 74 1
al 76 1 75 2
a 77 1 78 79
al 78 1 53 1
pbeg 79 1
59 1 84 2
link 80 68 1 812
fgate 81 82 1
dl 82 83 1
11 83 84 1
pend 84 1
# laplace row (lpr) transform subroutine
91
# j loop 1 to n
pbeg 301 3 302 1 303 1
1 302 7 308 1
1 303 7 309 1
1 304 7 315 1
d 305 315 1
d 306 309 1
d 307 308 1
link 308 313 1 316 2
link 309 314 1 316 1
link 310 313 2 314 2
link 311 310 1 315 2
link 312 311 1 354 2
tgate 313 307 1
tgate 314 318 1
tgate 315 319 1
le 316 312 1
add 317 306 1
link 318 317 1 325 1
link 319 305 1 320 1
# perform transform
link 320 321 1 346 1
link 321 322 1 334 1
link 322 323 1 330 1
link 323 324 1 331 1
link 324 337 1 338 1
link 325 326 1 351 2
link 326 327 1 339 2
link 327 328 1 340 2
link 328 329 1 3412
link 329 332 1 333 1
sub 330 335 1
add 331 336 1
sub 332 342 2
add 333 343 2
add 334 339 1
add 335 340 1
add 336 341 1
add 337 342 1
add 338 343 1
iread 339 347 1
iread 340 344 1
iread 341 344 2
iread 342 345 1
iread 343 345 2
add 344 350 1
add 345 350 2
add 346 351 1
div 347 348 1
add 348 3513
304 1 357 2
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div 349 348 2
add 350 349 1
ifree 351 352 1 352 2 352 3
debug 352 3 353 1 353 2 353 3 <i j v>
iwrite 353 00
fgate 354 355 1
dl 355 356 1
11 356 357 1
pend 357 1
# instruction constants
const 2 601 #n
const 2 73 1 #n
const 3 44 1 #m
const 0 334 2 # icell base address
const 0 335 2 4f icell base address
const 0 336 2 # icell base address
const 0 337 2 4f icell base address
const 0 338 2 # icell base address












const 2 347 2
const 8 349 2























<i j v> 1.000000 1.000000 4.875000
<i j v> 1.000000 2.000000 2.234375
<i j v> 2.000000 1.000000 1.859375
<i j v> 2.000000 2.000000 2.886719
<i j v> 1.000000 1.000000 4.574219
<i j v> 1.000000 2.000000 3.049805
<i j v> 2.000000 1.000000 2.487305
<i j v> 2.000000 2.000000 4.010498
<i j v> 1.000000 1.000000 4.604248
<i j v> 1.000000 2.000000 3.601746
<i j v> 2.000000 1.000000 2.945496
<i j v> 2.000000 2.000000 4.698654
4.6. Running the Simulator
The simulator software is located on the Atlantis
machine in the sib0331 account under the
"dataflow"
directory. To run the simulator type
"dfw"
and respond to the prompts.
$dfw
Program file name: < assembler program file>
Input file name: <simulator input file>
Output file name: <simulator result file>
If the TRACE instruction is included in




An application program may cause the simulator to abort with one of the following errors.
Error 1: unknown command: address = n
The application program contains an unknown assembler
command at address n, or a syntax error prior to address n.
Error 2: instruction store overflow
The application program contains an instruction address
beyond the range of the instruction store.
Error 3: file not found
The file name given at the prompt could not be found by the
simulator.
Error 4: port collision: address = n: port = m
A token was destined for an instruction port that was
already occupied by another token.
Error 5: Istructure[ij] collision




Dataflow machines will have their place as special processors for performing highly parallel,
non-volatile applications. Serial applications would not benefit from the high concurrency of
dataflow machines, and may even have reduced performance as a result of the token communication
network overhead. Debugging dataflow programs is difficult and time consuming; maintenance costs
for volatile applications would be prohibitive.
The new simulator addresses the problems that limited the previous simulator developed by
[Torsone 1985]. The new simulator, having been written in Modula-2, handles real numbers and
allows the programming of a broad range of applications. I-structures have been provided for appli
cations that require data structures. The inclusion of an assembler has made it easier to develop
and debug application programs.
The new simulator could be enhanced by improving the token tagging scheme. The simulator
implements the token tag as a first-in first-out linked list stored as part of the token [Arvind, Gos
telow 1982]. As a result some very long tags may occur, especially when applications consist of dee
ply recursive algorithms. The performance of the
simulator deteriorates rapidly as token tag lengths
increase.
Another area of improvement involves the reclamation of i-structure cells. Currently, the rec
lamation of i-structure cells must be handled by the application programmer. This may be
improved by implementing a scheme that makes use of a
reference count for each cell, and automati
cally reclaims the cell
when its reference count has been decremented to zero [Arvind, Thomas 1980].
A final suggestion for improving the simulator is the expansion of the simulator from a
single-
ring architecture to a multi-ring
architecture [Gurd, Kirkham, Watson 1985].
Some interesting projects that may build
upon the simulator include a graphical front-end,
which would allow the application programmer to
"draw"
the dataflow graph directly on the termi
nal and have it translated into the simulator's
assembler language, and the development of a
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compiler for a single-assignment high-level programming language.
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